Fast Frequency Acquisition Phase Frequency Detector with Minimal Dead Zone for High Frequency Phase Lock Loop
نویسندگان
چکیده
This paper introduces a new-type Phase-Frequency Detector (PFD) for Charge-Pump based Phase-Looked-loops (CPPLLs). Dead zone in a phase-frequency detector reduces the input detection range and make worse cycle slips. This brief analyzes the blind zone in latch-based PFDs and proposes a technique that removes the blind zone caused by the pre-charge time of the internal nodes. With the proposed technique, the PFD achieves a small dead zone. The experimental results of the proposed PFD show the minimal dead zone compared with the conventional PFD. The PFD is designed and simulated on Tanner 13.0V tool and has been fabricated in a 0.18μm CMOS technology.
منابع مشابه
Phase Frequency Detector and Charge Pump For DPLL Using 0.18μm CMOS Technology
This paper presents a Low power phase frequency detector with charge pump for low power phase lock loop. The phase frequency detector with dead zone compensation has been proposed. The paper contains the detailed circuit diagram of PFD and charge pump with 1.8v power supply and 500MHz input frequency. The design has been realized using 0.18um CMOS technology. Keywords— Low Power, PLL, PFD, CP
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملFrequency detector for fast frequency lock of digital PLLs
Introduction: A wide tuning range for a PLL can be achieved by incorporating a frequency-locked loop (FLL) in parallel with the PLL. The key building block of an FLL is the frequency detector (FD) that determines the difference between the oscillator’s divided clock (CKV) and the reference clock (REF). There are many ways to accomplish frequency lock in digital PLLs, but all of them suffer from...
متن کاملAnalysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition
Phase locked loops find wide application in several modern applications mostly in advance communication and instrumentation systems. PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The PLL is designed in GPDK090 library of CMOS 90nm process to operate at a freq...
متن کاملAn Area Efficient, High Performance, Low Dead Zone, Phase Frequency Detector in 180 nm CMOS Technology for Phase Locked Loop System
The phase frequency detector has been designed for high frequency phase locked loop in 180 nm CMOS Technology with 1.8V supply voltage using CADENCE Spectre tool. A Virtuoso Analog Design Environment and Virtuoso LayoutXL tools of Cadence have used to design and simulate schematic and layout of phase frequency detector respectively. Architecture of phase frequency detector (PFD) has simulated t...
متن کامل